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Abstract 
This paper demonstrated the first 2-stage, 2.8W, 1.8V, 
1.9GHz fully-integrated DAT power amplifier with 500 
input and output matching using 0.18pm CMOS transistors. 
It has a small-signal gain of 27dB. The amplifier provides 
2.8W of power into a 50n load with a PAE of 50%. 
Introduction 
During the last decade, RF CMOS has gone from being an 
oxymoron to becoming reality as many building blocks of 
integrated transceivers have been successfully integrated 
using various silicon-based technologies. Nowadays, RF 
power amplifiers are mostly implemented as modules using 
compound semiconductor devices (e.g. ,  AIGaAs, InGaP 
HBTs) or specialized silicon devices (e.g., LDMOS); both 
incompatible with today's CMOS processes. These modules 
also contain a number of discrete passive components that 
add to the design complexity and thus its sensitivity to com- 
ponent tolerances. Unfortunately, this technology divergence 
results in further disparities in the supply voltages of differ- 
ent parts of the circuit, as the silicon-based integrated com- 
ponents (e.g., the baseband) have to use a scaled-down 
supply voltage, while today's PA module needs to use a 
higher supply voltage to maintain a minimum acceptable 
output power (Po.,) and power added efficiency (PAE). 
The inability to provide fully-integrated solutions for wan- 
level RF power amplifiers arises primarily from two factors: 
the high ohmic and substrate energy loss of the on-chip pas- 
sive components (mainly inductors) and the low breakdown 
voltage of the active devices. Unfortunately, scaling of inte- 
grated circuits to transition to smaller feature sizes and faster 
speed continues to aggravate the breakdown voltage issue in 
most device technologies if traditional PA design techniques 
are to be used, as it limits the output power while the 
increased passive energy loss reduces amplifier's power effi- 
ciency. Some of these loss mechanisms are shown schemati- 
cally in Fig. I .  
Multiple external components such as bonding wires and 
external baluns have been used as tuned elements to produce 
output power levels in excess of 1W using CMOS [1][2] or 
Si-Bipolar transistors [3]. Alternative technologies with 
higher breakdown voltage devices or higher substrate resis- 
tivity have been used to increase the efficiency and output 
power of integrated amplifiers. In particular, LDMOS trm- 
sistors with a breakdown voltage of 20V [4] and GaAs 
MMICs (monolithic microwave integrated circuit) with 
semi-insulating substrate [5][6][7] have been used to inte- 
grate power amplifiers. To date, the highest power levels' 
achieved with fully-integrated amplifiers in CMOS are on 
the order of l0OmW [ 8 ] [ 9 ]  and a fully-integrated solution is 
still lacking. 
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Figure 1. Building blocks ofa conventional power amplifier 
impedance transformation. The impedance transformation 
ratio, r, is defined as: 
where Rload and R,  are the load and its transformed imped- 
ance at port-I, and Ql is the loaded quality factor of the net- 
work. The voltage swing limitations of the active device in 
combination with desired output power determine R;,. A 
given Rlood and R, will set r and QI in ( I ) .  This can be used 
to calculate the value of the inductor, Lp. Knowing L the 
capacitor value can be selected using the resonant condhon. 
The passive power transfer efficiency, q, of this network, 
calculated as the ratio between the input RF power and the 
RF power delivered to the load can be computed as a func- 
tion of Qind, and r, as follows: 
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For any matching network, we can define the power 
enhancement ratio (PER), E, as the ratio of the RF power 
delivered to the load with a transformation network in place, 
PI,, to the power delivered to the load for the same sinuso- 
idal input voltage source when it drives the load directly, Pdj. 
i.e., 
(3) 
p t r n a s  - p d i , m  ' ' q - E.- - - r . q  
' d i r e c t  ' d i r e c t  
Unlike r, power enhancement ratio, E, accounts for the loss 
in the passive impedance transformation ratio and is thus ance transformation network similar to Fig. 1 is used to h i t  
the voltage swing seen by the active device and perform the 
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particularly important for lossy on-chip passive components 
in silicon technology. 
Using the definitions in (2) and (3), we can find a closed- 
form solution to calculate the passive network efficiency, q. 
for a necessary E and available inductor Qind, as follows: 
Fig. 3 shows plots of q vs. E for several different Qind for a 
single section network of Fig. 2. For instance, with a PER of 
SO and an inductor Qjnd of IO, the matching network alone 
will have a maximum passive power efficiency of around 
30%. This does not include any loss in the active device, the 
driving network, or the extemal connections. We can also 
see in the Fig. 2 that for a given inductor quality factor, Qid, 
there is an upper bound on the maximum achievable PER, E, 
where the passive efficiency, q, becomes zero. 
This approach can be extended to multisection transforma- 
tion networks [ 1 I]. In principle, such multi-section networks 
have a lower loss for high PER compared to a single section. 
However, it requires a more complex layout and some of its 
inductors will have a very large range of reactances com- 
pared to a single section. This results in a lower overall qual- 
ity factors, Q, for the network. For example, we can show 
that with a PER of SO and an inductor quality factor, QjHd, of 
IO, the best matching network will have 3 LC-sections and 
will have a maximum passive efficiency of around 60%. 
Again, this figure does not include any loss in the active 
device, the dc feeds, or the extemal connections. 
Equation (4) has important implications regarding the neces- 
sary reactance, transformation efficiency, and the PER. In 
particular, the inductor reactance necessary for this type of 
matching network with a single-section decreases rapidly as 
the desired PER is increased. More importantly, the transfor- 
mation efficiency, q, also decreases quickly with higher 
PER, as can he seen in Fig. 2. In a multi-section approach, 
the loss is improved significantly compared to the single- 
section network, hut still increases with higher PER. PA 
designers have long understood this trade-off by intuition 
and experience. The low Q passives currently available on 
chip fundamentally limit achievable power efficiencies at the 
I-Watt level. No amount of complexity in an LC transforma- 
tion network can overcome this, making it necessary to pur- 
sue altemative approaches hence the introduction of 
distributed active transformers (DAT). 
Figure 2. deal resonant LC impedance-transformation network 
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Figure 3. Efficiency YS. PER for different inductor Q in a single-section resonant 
impedance transformation network. 
VOC 
* 
In the past, we have demonstrated a single-stage fully integr- GNDDc 
rated distributed active transoformer (DAT) [ I  o]. In this 
paper, we report the first 2-stage distributed active trans- Figure 4, Basic balanced drive stage . .  
former powe; amplifier capable of operating on a single cell 
battery. This design demonstrates the highest gain, PAE, and 
outDut uower demonstrated in a fully-integrated CMOS PA 
inductance of bonding wires and makes the design more repro- 
ducible. 
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positive supply and ground eliminates the loss caused by the 
RF signal at the fundamental frequency and odd harmonics 
going through lossy supply lines. They also avoid the need 
for a lossy owchip choke inductor. The connection from 
these ac virtual grounds to the positive supply and ground 
will carry only current at dc and even harmonics, thus elimi- 
nating the loss caused by the RF signal at the fundamental 
frequency and odd harmonics going through lossy supply 
lines. Furthermore, this effect desensitizes the operation of 
the amplifier to the inductances of bonding wires making the 
design more reproducible. It also eliminates the need for a 
large on-chip bypass capacitor on the supply. 
Figures 5a and 5h show a push pull amplifier illustrating the 
impedances seen by even and odd harmonics, respectively. 
The differential output signal, V I - V ~ ,  does not contain any 
even harmonic components due to symmetry. The elimina- 
tion of the even harmonics, especially the Znd, by the circuit 
symmetry allows for the use of a lower loaded Q - and there- 
fore lower loss - resonant circuit at the drain for harmonic 
suppression as it only needs to suppress odd harmonics. 
If switching modes of operation are desirable, the differential 
symmetry of this topology provides high impedances, 
-2Zvdd. at each even harmonic to the transistor drains 
regardless of the impedances of the output resonant network, 
Z, at these frequencies, as shown by Fig. 4a. The transistor 
drain impedances at odd harmonics will be Z, as can he seen 
in Fig. 4h and the following equations: 
zeven = z l+2zvdd 
' o d d  = zl 
(5) 
By providing a short circuit between the drains at each odd 
harmonic using a simple parallel LC tank tuned to a fre- 
quency slightly above the fundamental frequency, the drain 
impedance will he inductive at the fundamental and will be 
small at odd harmonics and large at even harmonics. If tran- 
sistors are driven into saturation, these impedances shape the 
drain waveforms to perform the high efficiency operation. 
The differential push-pull inductor is implemented using an 
on-chip slab inductor, which present a higher Q when com- 
pared to conventional low impedance single-tum spiral 
inductors. 
Distributed active transformer (DAT) is a means to create 
low-loss, low-impedance virtual ac grounds while using sev- 
eral power amplifier blocks simultaneously. For instance, 
Fig. 4 shows the primary circuits with four push-pull power 
amplifiers and eight gain stages. The DAT allows the cre- 
ation of virtual ac grounds without having to connect 
together the sources of the pair of transistors of each push- 
pull amplifier, as shown in Fig. 4. With slab inductors, this 
connection is physically impossible due to the large distance 
between the sources of transistors on two ends of the slab. If 
a long metal line is used to connect the sources of this pair of 
transistors, the inductance of this metal will be comparable 
to that of the drain slab inductor and the resulting source 
degeneration inductor will seriously degrade the amplifier 
performance. 
Figure 5 .  Equivalent circuit for a) odd and b) even harmonics 
Ac virtual grounds for the fundamental and all odd harmon- 
ics can be created in the comer points of the circular-geome- 
try by connecting together the sources of the. transistors of 
the adjacent push-pull amplifiers. By driving these transis- 
tors in opposite phase, their source currents, which belong to 
different push-pull amplifiers, have the same amplitude and 
the opposite phase and therefore cancel each other. 
The power combining for the various push-pull stages is 
accomplished by introducing a single-tum metal loop to act 
as a magnetic pick-up of the output power, as shown in the 
Fig. 6 . ,TF n/2 push-pull amplifiers, (four in this example), 
conduct identical synchronized ac currents at the fundamen- 
tal, inducing corresponding ac magnetic fields in this sec- 
ondary loop. The internal metal loop hamesses the induced 
magnetic field to generate a voltage between its terminals 
equivalent to the sum of the differential voltages of the n/2 
push-pull amplifiers. This DAT architecture results in a 
simultaneous 1 :n impedance transformation and n transistor 
series power combining. 
A l.SV, 2.8W, 1.9GHz two-stage fully-integrated distributed 
active-transformer switching power amplifier has been fabri- 
cated and measured using 0.18pm CMOS transistors. The 
substrate in this process has a resistivity of 8Q.cm. The PA 
has a small signal gain of 27dB and a compressed power 
gain of 17dB at peak efficiency. It achieves a peak PAE of 
50% including all the power losses in the circuit with single- 
ended 50a source and load resistance. Fig. 7 shows the mea- 
sured output power Po,,. the power gain, and the overall PAE 
as a function of the input power. The microphotograph of the 
chip can be seen in Fig. 8. 
All the pins including the input and output are wire bonded 
on a printed circuit board. The DAT power amplifier is not 
sensitive to the exact length of these wirebonds. The bonding 
wire power loss is included in the amplifier's measured per- 
formance and is not de-embedded. Table 1 summarizes the 
results showing that this design provides the highest PAE 
and Po,, in a fully-integrated CMOS setting. 
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VOD Table 1. Measurement Results 
Maximum Pour 2.8Wall 
Peak PAE 
Small signal pain 27dB 
Figure 6. A DAT with 8 transistors 
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